Explain how your project works
Explain how to test your project
# | Input | Output | Bidirectional |
---|---|---|---|
0 | clk | data_from_master[0] | sda_in |
1 | rst | data_from_master[1] | sda_out |
2 | scl | data_from_master[2] | data_to_master[0] |
3 | none | data_from_master[3] | data_to_master[1] |
4 | none | data_from_master[4] | data_to_master[2] |
5 | none | data_from_master[5] | data_to_master[3] |
6 | none | ctrl | data_to_master[4] |
7 | none | none | data_to_master[5] |