Join the discord community with this link.
Clicking on a component will bring up a ? in a circle. Click on the ? to get the help.
No, you can delete it and put whatever you want there. There’s lots of other components you can choose from the + menu. But if you get a PCB, it will only have the 7 segment on it. You’d need to plug the board into a breadboard and add your extra components after.
Either duplicate an existing one (select it and press d), or:
Select all the ones you want to move (using shift and click the parts or shift and drag a box). Then drag the selection.
8 ins and 8 outs.
We think it wil be around 12.5KHz. We have a built in clock divider that can further reduce this speed down to 255 times slower than the top clock speed.
You can use the first input as the clock. If you need to change the clock frequency you have to do it by editing the json diagram file. It’s a hack for the demo.
Note that we expect the update frequency to be 12.5KHz, so your maximum clock frequency will be half of that. We have clock divider that can divide down from 2 to 255 times slower.
Also, note that we haven’t yet validated the clock frequency yet, so it maybe be lower or higher.
You can see all the designs submitted to Tiny Tapeout 01 here.
And here is Tiny Tapeout 02.
For some inspiration, see our top picks from TT01
No, unused gates will be optimised out by the ASIC tools.
No you just need to make sure that after saving your project you re-run the github action.
If you’re an advanced user, you can use the HDL of your choice. See the HDL page for more information.
You can access it on the Getting Started Page.
Please see the details on each chip’s page.
We are adding this to the website as we go. Please check the digital design section section.
For TT01 it was 498, for TT02 we reduced it to 250 to try to fill all the slots.
We recently increased the size to 150 x 170 um for TT02. This is enough for about 1000 digital logic gates, depending on their size.
Click the picture to open an interactive viewer.
Your last submission that:
will be submitted for fabrication.
You need to enable the actions.
Also see the next FAQ on the GDS action failing on ‘pages’.
Due to Github limitations, you need to do make a change to the settings of your repository to get everything to work.
This is to be expected during the early phases of TinyTapeout. I’m hoping to have one config file that will handle all the designs, but we may need to make some tweaks. The best way to let me know is to open an issue on the template repository with a link to your wokwi design and I’ll get back to you.
You might not have filled in enough fields, we require the following fields to be filled:
author title description how_it_works how_to_test language
There are lots!
Logic synthesis has to convert Verilog to a data structure which has specific properties so that a technology library (like Sky130) can be mapped to it, so that it can actually be fabricated.
If you have 2 inverters in series, Yosys (the synthesis tool) may well optimise them both out, so you end up with less cells than expected.
However, if you have only 8 cells, your design is probably completely optimised out. Maybe you didn’t connect the inputs or outputs?
Start by creating a new empty GitHub repository.
git remote set-url <remote_name> <remote_url>and then
In either case, you may need to enable the Github actions.
Sorry! I’m trying to keep it accessible but I’ll inevitably use some ASIC terminology at some point! See the terminology guide here.