HDL templates

Verilog

https://github.com/TinyTapeout/tt05-verilog-demo

This repo shows how to: