HDL templates

Verilog

https://github.com/TinyTapeout/tt02-verilog-demo

This repo shows how to: