480 Configurable 8-bit PWM Generator
480 : Configurable 8-bit PWM Generator
- Author: Vinuta
- Description: Generates a variable duty cycle PWM signal using an 8-bit input.
- GitHub repository
- Open in 3D viewer
- Clock: 50000000 Hz
PWM Signal Generator
Author
Raksha S S
Description
This project implements an 8-bit PWM (Pulse Width Modulation) generator using Verilog. The PWM duty cycle is controlled using the 8-bit input ui_in.
How it works
An internal 8-bit counter continuously increments with every clock cycle.
The counter value is compared with the input duty cycle value:
- If counter < ui_in → output is HIGH
- Else → output is LOW
This generates a PWM waveform on uo_out[0].
How to test
- Apply clock signal.
- Release reset (
rst_n = 1). - Give different values to
ui_in. - Observe PWM waveform at
uo_out[0].
Examples:
ui_in = 64→ 25% duty cycleui_in = 128→ 50% duty cycleui_in = 192→ 75% duty cycle
External hardware
No external hardware required.
Pinout
| Pin | Direction | Description |
|---|---|---|
| ui_in[7:0] | Input | PWM duty cycle input |
| uo_out[0] | Output | PWM output signal |
| clk | Input | Clock signal |
| rst_n | Input | Active-low reset |
IO
| # | Input | Output | Bidirectional |
|---|---|---|---|
| 0 | Duty Cycle Bit 0 | PWM Output | Unused |
| 1 | Duty Cycle Bit 1 | Unused | Unused |
| 2 | Duty Cycle Bit 2 | Unused | Unused |
| 3 | Duty Cycle Bit 3 | Unused | Unused |
| 4 | Duty Cycle Bit 4 | Unused | Unused |
| 5 | Duty Cycle Bit 5 | Unused | Unused |
| 6 | Duty Cycle Bit 6 | Unused | Unused |
| 7 | Duty Cycle Bit 7 | Unused | Unused |