363 Power gating test (1x2)
363 : Power gating test (1x2)

- Author: htfab
- Description: Placeholder for a power gated test design (preliminary work on supporting power gated designs on later IHP shuttles)
- GitHub repository
- Open in 3D viewer
- Clock: 0 Hz
How it works
To be filled later
How to test
To be filled later
External hardware
None
IO
# | Input | Output | Bidirectional |
---|
0 | TODO | TODO | |
1 | | | |
2 | | | |
3 | | | |
4 | | | |
5 | | | |
6 | | | |
7 | | | |
Chip location