216 Seven Segment Clock

216 : 0b 011 011 000 : Seven Segment Clock

Select Project 1 2 3 4 5 6 7 8 9 ON SW2
  • Author: Greg Davill
  • Description: Logic to drive 6 external 74hct595’s that in turn drive 7 segment displays. The displays form a digital clock.
  • GitHub repository
  • HDL project
  • Extra docs
  • Clock: 128Hz Hz
  • External hardware: 6x 74hct595’s, 6x 7segment

Image path is broken

How it works

TBD

How to test

TBD

IO

# Input Output
0 clock sclk
1 reset latch
2 minute_up data
3 hour_up none
4 none none
5 none none
6 none none
7 none none