213 Rolling Average - 5 bit, 8 bank

213 : Rolling Average - 5 bit, 8 bank

Design renderSelect Project123456789ONSW2

How it works

Using Shift Register Line and Rolling Sum Trick

How to test

Clock in the high 5 bits of io_in (io_in[7:3]) with the i_data_clk (io_in[2]) (active high), and read output on io_out[4:0]

External hardware

gpios to connect with io_in[7:2] and to read io_out[4:0]

IO

#InputOutput
0clockra_out[0]
1resetra_out[1]
2i_data_clkra_out[2]
3i_value[0]ra_out[3]
4i_value[1]ra_out[4]
5i_value[2]0
6i_value[3]0
7i_value[4]0