64 HiddenCPU

64 : HiddenCPU

Design renderSelect Project123456789ONSW2

How it works

Each instruction is executed in one clock cycle.

Instructions are inputed on io_in[2:7].

How to test

After reset, registers will initialize, in order of ascending address, to 00000000b, 00000001b, 00000010b, 00000011b

External hardware

No absolute requirements but external memory and hardware for addressing is not a bad idea

IO

#InputOutput
0clockbit zero of hardwired output reg number at address 11b or pc
1resetbit one of hardwired output reg number at address 11b or pc
2opcode bit zerobit two of hardwired output reg number at address 11b or pc
3opcode bit onebit three of hardwired output reg number at address 11b or pc
4result reg address bit zerobit four of hardwired output reg number at address 11b or pc
5result reg address bit onebit five of hardwired output reg number at address 11b or pc
6non result operand reg address bit zerobit six of hardwired output reg number at address 11b or pc
7non result operand reg address bit onebit seven of hardwired output reg number at address 11b or pc