165 MRCS Verilog test

165 : 0b 010 100 101 : MRCS Verilog test

Select Project 1 2 3 4 5 6 7 8 9 ON SW2

How it works

This Project contains various latches and one edge detector.

A larger description will follow.

How to test

A complete description to test will follow.

There are 5 components to test.

IO

# Input Output
0 clock none
1 none none
2 none none
3 none none
4 none none
5 none none
6 none none
7 none none