143 Femto 4-bit CPU

143 : 0b 010 001 111 : Femto 4-bit CPU

Select Project 1 2 3 4 5 6 7 8 9 ON SW2

Image path is broken

How it works

Contains a register file, ALU, and 7 segment decoder. Instructions are sent in from inputs 7 downto 1 (0 reserved for clk), the register source and destination are sent to the register file (synch write/asynch read). Opcode and register read data are sent to the ALU for the operation. The output data could be stored in the ALU, the reigster file, or sent to the 7 segment decoder to power the LED output.

How to test

Design was tested with a ModelSim TCL script, provided here and should be compatible with other TCL accepting simulators.


# Input Output
0 clock segment a
1 opcode[0] segment b
2 opcode[1] segment c
3 opcode[2] segment d
4 reg_dest[0] segment e
5 reg_dest[1] segment f
6 reg_src[0] segment g
7 reg_src[1] none