Tiny Tapeout
Home
Tiny Tapeouts
Tiny Tapeout 01
Tiny Tapeout 02
Tiny Tapeout 03
Digital Design Guide
Getting started with our digital design tool
Holidays
Logic Gates
Logic Puzzle - Flip Flop
Logic Puzzle - Edge Detect
Logic Puzzle - Full Adder
Logic Puzzle - Padlock
Customisable Design - Padlock
Customisable Design - UART
Customisable Design - 7-Seg
Simple automated testing using truth tables
Generating Wokwi designs from truth tables
How do semiconductors work?
Introduction to SiliWiz
Draw a Resistor
Parasitics
Voltage Divider
Draw a capacitor
Draw an N MOSFET
Making a logic inverter
Draw a P type MOSFET
Draw a CMOS inverter
Making ASICs
Working with HDLs
Important!
FPGA to ASIC
HDL resources
HDL templates
Testing your design
Teaching resources
FAQ
Contact
Press
Terms
Credits
English
Tiny Tapeout
>
Tiny Tapeouts
>
Tiny Tapeout 02
> 90 FPGA test
90 : FPGA test
90 FPGA test
90 : FPGA test
Author: myrtle
Description: small mux2 fpga test
GitHub repository
Most recent GDS build
HDL project
Extra docs
Clock: 1000 Hz
External hardware: TODO write up
How it works
TODO write up
How to test
TODO write up
IO
#
Input
Output
0
clock
out 0
1
cfg_frameinc
out 1
2
cfg_framestrb
out 2
3
cfg_mode
out 3
4
cfg_sel0_in0
out 4
5
cfg_sel0_in1
out 5
6
cfg_sel0_in2
out 6
7
cfg_sel0_in3
out 7