Our adder is a component that adds two 4-bit inputs. It was designed with FULL-ADDERS cells. The output is a 5-bit vector taking into account the last carry of the sum.
To test the adder we only have to put the values of the operands in the 8 input bits. It is a combinational system.